• Open Access
  • Article

Fundamental Frequency Selective Harmonic Elimination Modulation Strategies for Multilevel Inverters

  • Concettina Buccella (IEEE Fellow) †,   
  • Maria Gabriella Cimoroni †,   
  • Carlo Cecati (IEEE Life Fellow) *,†

Received: 20 Jul 2026 | Revised: 02 Aug 2026 | Accepted: 04 Aug 2026 | Published: 11 Aug 2026

Abstract

This paper presents a review of analytical modulation techniques for multilevel inverters, and the main challenges that need to be overcome for them to be used in different applications. It describes analytical methods for fundamental switching frequency modulation, such as Selective Harmonic Elimination, which are essential for high-power, medium-voltage applications. These methods operate by minimizing switching losses while explicitly controlling specific harmonic profiles, thereby requiring less computational overhead during steady-state operation.

References 

  • 1.

    Dahidah, M.S.; Konstantinou, G.; Agelidis, V.G. A review of multilevel selective harmonic elimination PWM: Formulations, solving algorithms, implementation and applications. IEEE Trans. Power Electron. 2015, 30, 4091–4106.

  • 2.

    Aguilera, R.P.; Acuna, P.; Lezana, P.; et al. Selective Harmonic Elimination Model Predictive Control for Multilevel Power Converters. IEEE Trans. Power Electron. 2017, 32, 2416–2426.

  • 3.

    Haghdar, K. Optimal DC Source Influence on Selective Harmonic Elimination in Multilevel Inverters Using Teaching–Learning-Based Optimization. IEEE Trans. Ind. Electron. 2020, 67, 942–949.

  • 4.

    Padmanaban, S.; Dhanamjayulu, C.; Khan, B. Artificial Neural Network and Newton Raphson (ANN-NR) Algorithm Based Selective Harmonic Elimination in Cascaded Multilevel Inverter for PV Applications. IEEE Access 2021, 9, 75058–75070.

  • 5.

    Kala, P.; Arora, S. Implementation of Hybrid GSA SHE Technique in Hybrid Nine-Level Inverter Topology. IEEE J. Emerg. Sel. Top. Power Electron. 2021, 9, 1064–1074.

  • 6.

    Wu, M.; Xue, C.; Li, Y.W.; et al. A Generalized Selective Harmonic Elimination PWM Formulation with Common-Mode Voltage Reduction Ability for Multilevel Converters. IEEE Trans. Power Electron. 2021, 36, 10753–10765.

  • 7.

    Benson, M.; Dong, X.; Guven, M.; et al. Efficiency and DC-link ripple analysis of neutral-point-less (NPL) multilevel inverter with discontinuous pulse width modulations. In Proceedings of the 2022 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 9–13 October 2022; pp. 1–7.

  • 8.

    Kumar, R.; Kant, P.; Singh, B. Harmonic suppression scheme for multipulse converter fed multilevel inverter-based IM drive, IEEE Trans. Ind. Appl. 2021, 57, 6058–6068.

  • 9.

    Huang, Q.; Huang, A.; Yu, R.; et al. High-Efficiency and High-Density Single-Phase Dual-Mode Cascaded Buck–Boost Multilevel Transformerless PV Inverter with GaN AC Switches. IEEE Trans. Power Electron. 2018, 34, 7474–7488.

  • 10.

    Buccella, C.; Cecati, C.; Cimoroni, M.G.; et al. Chebishev Partition-Based Modulation Technique Applied to Power Converters, IEEE J. Emerg. Sel. Top. Power Electron. 2019, 7, 414–421.

  • 11.

    Babaei, E.; Buccella, C.; Cecati, C. New 8-Level Basic Structure for Cascaded Multilevel Inverters with Reduced Number of Switches and DC Voltage Sources. J. Circuits Syst. Comput. 2019, 28, 1950038.

  • 12.

    Razia Sultana,W.; Sahoo, S.K.; Prabhakar Karthikeyan, S.; et al. Elimination of harmonics in seven-level cascaded multilevel inverter using particle swarm optimization technique. In Artificial Intelligence and Evolutionary Algorithms in Engineering Systems; Springer: New Delhi, India, 2015; Volume 324, pp. 265–274.

  • 13.

    Fodorean, D.; Idoumghar, L.; Brevilliers, M.; et al. Hybrid differential evolution algorithm employed for the optimum design of a high-speed PMSM used for EV propulsion. IEEE Trans. Ind. Electron. 2017, 64, 9824–9833.

  • 14.

    Audet, C.; Dennis, J.E., Jr. Mesh adaptive direct search algorithms for constrained optimization. SIAM J. Optim. 2006, 17, 188–217.

  • 15.

    Li, Y.; Zhang, X.P.; Li, N. An improved hybrid PSO-TS algorithm for solving nonlinear equations of SHEPWM in multilevel inverters. IEEE Access 2022, 10, 48112–48125.

  • 16.

    Memon, M.A.; Siddique, M.D.; Mekhilef, S.; et al. Asynchronous particle swarm optimization-genetic algorithm (APSOGA) based selective harmonic elimination in a cascaded H-bridge multilevel inverter. IEEE Trans. Ind. Electron. 2022, 69, 1477–1487.

  • 17.

    Cadoughi, M.; Pourdadashnia, A.; Farhadi-Kangarlu, M.; et al. PSO-optimized SHE-PWM technique in a cascaded H-bridge multilevel inverter for variable output voltage applications. IEEE Trans. Power Electron. 2022, 37, 8065–8075.

  • 18.

    Balasubramonian, M.; Rajamani, V. Design and real-time implementation of SHEPWM in single-phase inverter using generalized hopfield neural network. IEEE Trans. Ind. Electron. 2014, 61, 6327–6336.

  • 19.

    Ghasemian, A.; Mohamadian, S.; Buccella, C.; et al. Gradient-Based Search Algorithm for Selective Harmonic Elimination in Cascaded H-Bridge Multilevel Converters. IEEE Trans. Ind. Electron. 2025, 72, 4877–4888.

  • 20.

    Hao, J.; Zhang, G.; Yang, K.; et al. Online unified solution for selective harmonic elimination based on stochastic configuration network and Levenberg–Marquardt algorithm. IEEE Trans. Ind. Electron. 2022, 69, 10724–10734.

  • 21.

    Ghorbani, N.; Babaei, E. Exchange market algorithm for economic load dispatch. Int. J. Electr. Power Energy Syst. 2016, 75, 19–27.

  • 22.

    Srndovic, M.; Zhetessov, A.; Alizadeh, T.; et al. Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter with Staircase Modulation. IEEE Trans. Ind. Appl. 2018, 54, 1532–1541.

  • 23.

    Perez-Basante, A.; Ceballos, S.; Konstantinou, G.; et al. A Universal Formulation for Multilevel Selective-Harmonic-Eliminated PWM with Half-Wave Symmetry. IEEE Trans. Power Electron. 2019, 34, 943–957.

  • 24.

    Etesami,M.H.; Vilathgamuwa, D.M.; Ghasemi, N.; et al. Enhanced metaheuristic methods for selective harmonic elimination technique. IEEE Trans. Ind. Inform. 2018, 14, 5210–5220.

  • 25.

    Panda, K.P.; Panda, G. Application of swarm optimisation-based modified algorithm for selective harmonic elimination in reduced switch count multilevel inverter. IET Power Electron. 2018, 11, 1472–1482.

  • 26.

    Panda, K.P.; Lee, S.S.; Panda, G. Reduced Switch Cascaded Multilevel Inverter with New Selective Harmonic Elimination Control for Standalone Renewable Energy System. IEEE Trans. Ind. Appl. 2019, 55, 7561–7574.

  • 27.

    Buccella, C.; Cecati, C.; Cimoroni, M.G.; et al. Analytical method for pattern generation in five-level cascaded H-bridge inverter using selective harmonic elimination. IEEE Trans. Ind. Electron. 2014, 61, 5811–5819.

  • 28.

    Yang, K.; Feng, M.; Wang, Y.; et al. Real-time switching angle computation for selective harmonic control. IEEE Trans. Power Electron. 2019, 34, 8201–8212.

  • 29.

    Buccella, C.; Cecati, C.; Cimoroni, M.G.; et al. A Selective Harmonic Elimination Method for Five-Level Converters for Distributed Generation, IEEE J. Emerg. Sel. Top. Power Electron. 2017, 5, 775–783.

  • 30.

    Buccella, C.; Cecati, C.; Cimoroni, M.G.; et al. Real-Time Lagrange-Polynomials Selective Harmonic Elimination for Unbalanced Five-Level Inverters. IEEE Trans. Ind. Appl. 2024, 60, 6409–6421.

  • 31.

    Buccella, C.; Cimoroni, M.G.; Latafat, H.; et al. Selective harmonic elimination in a seven level cascaded multilevel inverter based on graphical analysis. In Proceedings of the 42nd Annual Conference of the IEEE Industrial Electronics Society (IECON16), Florence, Italy, 24–27 October 2016; pp. 2563–2568.

  • 32.

    Buccella, C.; Cimoroni, M.G.; Patel, V.; et al. Harmonic elimination procedure for cascaded multilevel inverters having a particular even number of dc sources. In Proceedings of the 44th Annual Conference of the IEEE Industrial Electronics Society (IECON2018), Washington, DC, USA, 21–23 October 2018; pp. 1249–1254.

  • 33.

    Buccella, C.; Cimoroni, M.G.; Cecati, C. General formula for SHE problem solution. Energies 2020, 13, 3740.

  • 34.

    Buccella, C.; Cimoroni, M.G.; Mohamadian, S.; et al. An algorithm for harmonic elimination in three-phase multilevel inverters. In Proceedings of the 2022 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 9–13 October 2022; pp. 1–8.

  • 35.

    Kamani, P.L.; Mulla, M.A. Middle-level SHE Pulse-Amplitude Modulation for Cascaded Multilevel Inverters. IEEE Trans. Ind. Electron. 2018, 65, 2828–2833.

  • 36.

    Buccella, C.; Cimoroni, M.G.; Tinari, M.; et al. A new pulse active width modulation for multilevel converters. IEEE Trans. Power Electron. 2019, 34, 7221–7229.

  • 37.

    Buccella, C.; Cimoroni, M.G.; Cecati, C. Mitigation Technique for Cascaded H-Bridge Multilevel Inverters Based on Pulse Active Width Modulation. IEEE J. Emerg. Sel. Top. Power Electron. 2022, 11, 999–1008.

  • 38.

    Simonetti, F.; Mohamadian, S.; Buccella, C.; et al. DC Current Suppression in CHB-STATCOM with Model Predictive Control Employing Current Transformers. IEEE Trans. Ind. Electron. 2024, 71, 13135–13145.

  • 39.

    Available online: https://www.digipower.it (accessed on 20 July 2026).

  • 40.

    Available online: https://www.altera.com/products/fpga/cyclone/v/e (accessed on 20 July 2026).

  • 41.

    Available online: https://www.altera.com/products/fpga/max/10 (accessed on 20 July 2026).

  • 42.

    Available online: https://www.ti.com/product/TMS320F28379D (accessed on 20 July 2026).

  • 43.

    Quartus Prime Version 16.1.0. Available online: https://www.altera.com/downloads/fpga-development-tools/quartus-primelite-edition-design-software-version-16-1-b196-linux (accessed on 20 July 2026).

  • 44.

    Simonetti, F.; Di Fonso, R.; Dezhbord, M.; et al. Low Latency Model Predictive Control Design in Multilevel Inverters with SPI and DSP-FPGA. IEEE Trans. Ind. Appl. 2026. https://doi.org/10.1109/TIA.2026.3690156.

  • 45.

    Buccella, C.; Cimoroni, M.G.; Cecati, C.; et al. Recursive Selective Harmonic Elimination for Multilevel Inverters: Mathematical Formulation and Experimental Validation. IEEE J. Emerg. Sel. Top. Power Electron. 2023, 11, 2178–2189.

  • 46.

    CENELEC EN 50160; Voltage Characteristics of Electricity Supplied by Public Distribution Systems. The European Committee for Electrotechnical Standardization: Brussels, Belgium, 2001.

  • 47.

    CIGRE WG 36-05. Harmonics-Characteristic Parameters—Methods of Study—Estimates of Existing Values in the Network. Electra 1981, 35–54. Available online: https://www.e-cigre.org/publications/detail/elt-077-3-harmonics-characteristicparameters-methods-of-study-estimates-of-existing-values-in-the-network.html (accessed on 20 July 2026).

Share this article:
How to Cite
Buccella (IEEE Fellow), C.; Cimoroni, M. G.; Cecati (IEEE Life Fellow), C. Fundamental Frequency Selective Harmonic Elimination Modulation Strategies for Multilevel Inverters. Power Electronics Research and Applications Transactions 2026, 1 (1), 4.
RIS
BibTex
Copyright & License
article copyright Image
Copyright (c) 2026 by the authors.